Abstruct-An exponential curvature compensation technique for bandgap references (BGR's) which exploits the temperature characteristics of the current gain $ of a bipolar transistor is described. This technique requires no additional circuits for the curvature compensation; only a size adjustment of a bias transistor in a conventional first-order compensated BGR is required. Positive and negative versions of the exponential curvaturecompensated BGR have been fabricated using 1.5-pm BiCMOS process. Average temperature coefficients (TC's) of the negative BGR are measured as 2.4 and 6.7 ppmPC, and those of the positive BGR are measured as 3.5 and 8.9 ppmPC over the commercial (0 -70°C) and military (-55 -125°C) temperature ranges, respectively. These circuits dissipate 0.37 mW with a 5-V single supply, and occupy 270 x 150 pmZ and 290 x 150 pm2, respectively.
I. INTRODUCTION INCE introduced by
, the bandgap reference S (BGR) has been used extensively to make on-chip voltage references in A/D and D/A converters, voltage regulators, and measurement systems. Several BGR's using Widlar BGR or its variants with bipolar [3] , [41 and CMOS [5] , [6] processes have been reported.
As the resolution of data converter systems increases, requirements for the temperature stability of BGR's have also increased. However, due to the curvature in the reference output voltage [7] , there exists a limit for improving the temperature stability of a first-order compensated BGR. To overcome this drawback, several compensation techniques which compensate the curvature in the reference output voltage of the first-order compensated BGR have been developed [8] - [ 1 11 . With these techniques, the temperature stability of a BGR is increased significantly. However, these techniques need complex circuits, have large power consumption, and occupy significant chip area for curvature compensation. Therefore, applying these techniques to the on-chip voltage references in analog/digital mixed systems is inappropriate. This paper describes a simple curvature compensation technique for a BGR and realization of BiCMOS BGR family using this technique. In Section 11, an exponential curvature compensation technique is introduced and compared with the conventional curvature compensation technique. In Section 111, BiCMOS BGR's employing this technique are presented. In Section IV, experimental results are summarized. Manuscript received January 11, 1994; revised June 27, 1994 . The authors are with the Department of Electronics Engineering, Seoul IEEE Log Number 9405262. National University, Seoul, 15 1-742, Korea. 00 18-9200/94$04
EXPONENTIAL CURVATURE COMPENSATION OF A BGR
The main idea of the first-order compensated BGR is to cancel the negative temperature dependency of the baseemitter voltage of a bipolar transistor VBE by adding a voltage source proportional to the thermal voltage VT [l] , [2] . However, compared with VT, which is a fully linear function of T , VBE is a complex function of T containing many higher order terms. Consequently, even in the optimally compensated case, the reference voltage VREF has some temperature drift terms. Since this drawback is inherent, it is impossible to increase the temperature stability of the firstorder compensated BGR above a certain limit.
The temperature characteristics of VBE are studied extensively by Tsividis [7] . This work suggests that the analytical form of VBE is: According to [12] and Tsividis's extension of it [7] , the constants in (3) are:
As we see from (2) and (3), the temperature drift of VREF of the optimally compensated first-order BGR is determined by r] only, since the influences of other process variations are all canceled out by adjusting K . Fig. 1 shows the temperature drifts of VREF with several 7s. They show the quadratic temperature behavior, and the magnitude of the quadratic term increases as r] increases. The main contributions of the quadratic term are the nonlinearity of the bandgap voltage Vi and the logarithmic characteristic of VBE to IC.
Varying with the process variation, r] has the value of 2.3 generally [7] . Using (2) with r] of 2.3, the temperature coefficient (TC) at the optimal condition is calculated as 15 ppm/"C over the military temperature range. This is the theoretical limit of the achievable TC of the first-order compensated BGR. The practical TC of it, however, increases significantly with nonideal factors such as process variation, incomplete compensation. The reported TC's of the first-order compensated BGR lie in the range from 20 to 60 ppm/OC [ 13, PI, [ W , [141. In order to increase the temperature stability beyond the limit of the first-order compensated BGR, several methods are proposed to compensate the curvature of VBE. One is to linearize VBE directly [9] , another to add higher order terms of T [8], [lo] . Among these methods, the second-order curvature compensation technique which is to add the €'TAT2 (proportional to absolute temperature squared) term to cancel the curvature of VBE is widely used [lo] . The reference voltage VREF of the second-order compensated BGR is expressed as: In (4), K1 and K z are both optimization parameters, K1 compensates the linear term of VBE, KZ the curvature term.
After optimization, only higher order terms of order greater than or equal to three remain in VREF. As the shape of the curvature is similar to a quadratic function of temperature, this technique offers the possibility of increasing the temperature stability significantly.
Although this second-order compensation technique is conceptually quite simple, its practical realization introduces some problems to the design. Making €'TAT2 voltage requires complex circuits which consume significant chip area and power [lo] . For this reason, the second-order compensation technique is appropriate for the construction of a single-chip BGR or as a building block of the hybrid IC, and is not appropriate for the on-chip voltage reference in a data conversion application.
In order to make a simple and efficient BGR suitable for data conversion applications, which require a precision voltage reference with small size and low power consumption, we have developed a curvature compensation technique which uses the temperature characteristics of the current gain / 3 of a bipolar transistor. This technique was named exponential curvature compensation technique, as the temperature behavior of /3
shows an exponential function of temperature. Fig. 2 describes the concept of the exponential compensation technique.
In Fig. 2 , the two current sources 11 and 1 2 are PTAT sources, so the reference voltage VREF is:
where the term czRT/P is the voltage drop at R due to the base current of Q, and it makes a nonlinear curvature compensation voltage. In this equation, c1 and cz are design parameters that circuit designers can adjust the value, c1 for a linear term and cz for a curvature term. By adjusting c1 and C Z , the temperature drift of VREF can be minimized.
The advantage of the exponential compensation technique over the conventional second-order compensation technique is that this technique needs no extra circuitry required in the second-order compensated BGR to generate bias currents for curvature compensation [ 101. This technique, which uses the base current of Q as the curvature compensation source, has the same topology that the first-order compensated BGR, since the ITAT biasing technique of Q which generates V& is common in the first-order compensated BGR. The only additional work is sizing the current source 12 to minimize the nonlinear temperature drift of VRE,.
Another advantage of this technique is that the temperature stability of the proposed exponential compensation technique is superior to the second-order compensation technique. In the following sections, the temperature stability of the exponential and the second-order compensation techniques is compared extensively.
A. Temperature Characteristics of p
The temperature dependency of / 3 is an exponential function of temperature, and an inverse exponential function of the emitter doping level This temperature dependency is the consequence of the emitter bandgap decrease, caused by the large number of dislocations and lattice deformations at high doping levels [15] . AEG is the bandgap narrowing factor of emitter proportional to the emitter doping level. Combining (5) and (6), the reference voltage VREF of the exponential-compensated BGR is derived as: (7) where K1 and Kz are the same optimization parameters as K1 and K2 in (4), K1 for a linear term, K2 for a curvature term.
As the device size scales down and the doping level increases, AEG tends to increase. To calculate AEG of the 1.5-pm BiCMOS process which was used to fabricate the prototype BGR's, the temperature dependency of p has been measured and plotted in Fig. 3 . This graph clearly shows the inverse exponential characteristics of p. From the measurement result of 10 samples, the mean and the standard deviation of AEG is calculated as 63.9 meV and 2.86 meV, and those of pm is calculated as I172 and 92.3, respectively.
The measurement results show that there is a strong correlation between the distribution of AEG and om. The correlation coefficient T is calculated as 0.97.
B. Comparison Between the Second-Order and the Exponential-Compensated BGR
The TC is widely used as an indicator of the temperature stability of BGR [l] . To minimize TC, the temperature drift AVREF of the reference voltage should be minimized in a given temperature range. So, optimization procedures of the curvature-compensated BGR's are to find the optimal values of K1 and K2 in (4) and (7) which minimize the temperature drift AVREF. However, the approximation method, which finds K1
and K2 that make the first and the second derivatives of VREF(T) to give zero at the reference temperature T, [ 11, [lo] , has been used instead in order to get an analytic solution of K1 and K2. This method is quite efficient in optimizing the firstorder compensated BGR because of the quadratic behavior of VREF, but is not efficient for the curvature-compensated BGR.
Temperature behaviors of curvature-compensated BGR's show cubic or more complex forms rather than the quadratic one. So, if this approximation method is used to optimize the curvature-compensated BGR, the optimized BGR may show a slope in its temperature behavior, which increases TC. To avoid this problem arising in the optimization of the curvaturecompensated BGR, a numerical method which finds the global minimum of TC should be used. In this paper, we developed a simple algorithm for finding optimal values of K1 and K2. This algorithm, first, finds the optimal value of K2 which minimizes the curvature term of VREF using least-square method, and then moves the slope of VREF to zero by adjusting K1. The algorithm is described in detail in the Appendix.
As we see from (a6) in the Appendix, the optimized temperature characteristics of the second-order and the exponentialcompensated BGR's don't depend on any other process parameters except for the mobility temperature dependency 7 and the bandgap narrowing factor A E G . Therefore, if 7 and AEG are given, the temperature characteristics of the two BGR's are fully determined. We compared the performances of the two BGR's using the algorithm described in the Appendix. The value of AEG was set to 63.9 meV as calculated in Section 11-A; the value of 7 was set to 2.3, which is the typical value of 7 [7] . Since the temperature stability of both the secondorder and the exponential-compensated BGR' s degrades as 7 increases, the value of 77 does not affect the performance comparison of the two methods. After optimization, K2 is calculated as 2.1 x V/K for the exponential compensation technique, 3.0 x V/K2 for the second-order compensation technique. These values of K2 are determined by given 7 and AEG entirely; no other process parameters affect them. On the The exponential-compensated BGR shows more stable temperature behavior than the second-order compensated BGR. The TC of the exponential-compensated BGR is 1.45 ppm/OC and that of the second-order compensated BGR is 3.07 ppm/OC. These are theoretical limits of achievable TC's using these methods with given 77 and AEG. The exponential compensation method delivers a temperature characteristic, which is twice as good as the second-order compensation method. However, there is a problem in comparing the two methods. The second-order compensated BGR is not affected by A&, so the temperature characteristic of the optimized second-order compensated BGR is constant over the variation of AEG. However, in case of the exponential-compensated BGR, the temperature characteristic of it is a function of AEG. Fig. 5 is the relationship of the TC of the optimized exponential-compensated BGR and AEG. From Fig. 5 , though the temperature stability of the exponential-compensated BGR decreases as AEG increases, the TC value is still smaller than the second-order compensated BGR whose TC is drawn as a straight line of 3.07 ppm/"C during the variation of AEG from 10 to 100 meV, which is 10% of silicon bandgap.
From the relationship of TC and AEG, the smaller the doping level of emitter, the smaller TC of the exponential- compensated BGR. However, for a AEG of less than 40 meV, it is impractical to compensate the curvature using the exponential compensation method, as the bias current required to generate the curvature compensation voltage is excessively large.
IMPLEMENTATION OF BICMOS BGRS
A 1.5-pm BiCMOS process is used to implement the prototype circuit. The advantage of a BiCMOS process over a CMOS process is that it gives more degrees of freedom than the conventional CMOS process does. Designing a BGR with a BiCMOS process, a circuit designer does not need to bias the collector of a p-n-p (or n-p-n) transistor to the lowest (or highest) potential of the chip as required in CMOS process.
The circuits of Fig. 6 illustrate BiCMOS BGRs which are designed employing the exponential curvature compensation technique. These circuits are direct implementations of the conceptual circuits of Fig. 2 . Q1, Q2, R1, M P 1 and M P 2 compose a self-biased PTAT current generation circuit using Widlar current source; the emitter size ratio of Q1 and Q2 is 1 : 4. Rcomp is added to compensate the mismatch of base resistance between Q1 and Q2 [lo] . Cascode transistors M N 1 , M N 2 , M P 3 and M P 4 are added to improve the PSRR (power supply rejection ratio) of this self-biased circuit. M N 4 is a start-up transistor which is tumed off during normal operation.
In the positive BGR of (a), R2, Q3, and M P 5 are equivalents of R , 11, and 12 in Fig. 2 , respectively. R2 is trimmed externally to minimize the temperature drift of VREF. The W ratio of M P 5 and M P 2 are calculated from optimal K2, AEG and pm in (7) . However, because of base currents of Q1 and Q2, the collector current of Q3 and the drain current of MP5 are slightly different from the PTAT currents as we expected in the conceptual circuit of Fig. 2 . Since the exponential compensation technique exploits the base current of the bipolar transistor, these small deviations should not be neglected. Putting the base currents into consideration, the collector current of Q3 and the drain current of M P 5 are expressed as p / ( @ + 1) clT and @I(@ + l)caT, respectively. So the voltage drop V E~ at R2 is expressed as:
This expression is slightly different from (7). From (7) and (8), the W ratio of M P 5 and M P 2 is calculated, which is:
The emitter size ratio of Q5 and Q3 in the negative BGR of (b) is calculated using the same method as the positive BGR of (a). Letting K2 = 2.10 x V/K, Po3 = 1172, R2/R1 = 13, and A2/A1 = 4, which is the emitter size ratio of Q2 and Q l , the ratio c2/c1 is calculated as 2.58. We used 3 instead of 2.58 as the optimum ratio since it is common in IC layout to set the emitter size ratio as the integer multiple of unit transistor.
To analyze the influence of Pm and AEG variation, a statistical simulation has been performed. Using Monte Carlo simulation method with jointly Gaussian random variables of ,Dm and AE, given in Section 11-A, and with the emitter size
IV. EXPERTMENTAL RESULTS
Experimental prototypes of the exponential curvaturecompensated BGR were fabricated using a 1.5-pm BiCMOS process with minimum emitter size of 3.5 x 3.5 pm2. A 7.0 x 7.0 pm2 n-p-n transistor, which is 4 times as large as the minimum transistor, was used as a unit transistor to increase matching properties. To adjust the linear compensation parameter K1, R2 was trimmed extemally to give a minimum temperature drift. To adjust the curvature compensation parameter K z , an array of 5 negative BGR's with emitter size of Q5 from x 1 to x5 of the emitter size of Q3 and 4 positive BGR's with gate width of M P 5 from x 2 to x5 of the gate width of M P 2 was made since the trimming of an active device is impractical. Fig. 7 is the microphotograph of this test array.
From the measurement result, BGR's with x 4 sized transistors show the best performances both in the positive and in the negative cases. These results are not the same as the theoretical prediction in Section I11 that the BGR's with x 3 sized transistors would show the best performance. It is assumed to be that the nonideal factors not considered in the modeling procedure such as the temperature dependency of resistors [IO] and the drift of P from nominal values, cause this discrepancy. Fig. 8 shows the microphotograph of the prototype BGR with x 4 sized curvature compensation bias transistor. Areas of the positive and the negative BGR's are 68 mil2 and 63 mil2, respectively. These are less than one tenth of typical BGR's [9] , [lo] , [13], [14] , [18] . The power consumption of this prototype BGR is about 370 pW with a 5-V single supply. This small area and low power consumption match the requirement of on-chip voltage reference well.
Average PSRR's are measured as 73.0 dB for positive BGR's, 66.2 dB for negative BGR's with a 5-V f 1 0 % single supply. The PSRR is mainly limited by the Early effect of Q3. In case of the positive BGR, the collector voltage of Q3 is relatively stable to the V& variation, since it is the baseemitter voltage of Q4. In case of the negative BGR, however, the supply variation affects the collector voltage of Q3 through the cascode transistor MN5. This is why the positive BGR shows superior PSRR characteristics to the negative BGR.
Output impedances are measured as 6 R for the positive BGR, and 295 R for the negative BGR. This high output impedance of the negative BGR is due to the fact that the output current cause the voltage drop at R2 through Q4. Some bipolar BGR' s with relatively high output impedances have been reported [ 191, [20] . A simple buffer amplifier may be used to reduce the output impedance and to increase the driving capability. The nominal voltages of positive and negative BGR's are 1264.0 mV and 1275.6 mV respectively. Average TC's of the negative BGR measured on 10 samples are 2.41 and 6.65 ppm/"C over the commercial (0 N 7OOC) and military (-55 N 125°C) temperature ranges, respectively, and those of the positive BGR are 3.50 and 8.94 ppm/OC, respectively. The distribution of TC matches the prediction in section I11 with minute deviation. The overall performance of the exponential curvaturecompensated BiCMOS BGR is summarized in Table 11 .
V. CONCLUSION
A simple and efficient curvature compensation technique for a BGR and the prototype BiCMOS BGR family which employs this technique have been reported. The proposed exponential curvature compensation technique has advantages of superior temperature stability and no need for extra circuits to generate curvature compensation voltage source over the conventional one.
Positive and negative versions of the exponential curvaturecompensated BGR have been designed and fabricated using 1.5-pm BiCMOS process. With a temperature range from -55 to 125OC and with a 5-V f 10% single supply, these positive and negative BGR's achieve average TC's of 8.9 and 6.7 ppm/"C and average PSRR's of 73 and 66 dB, respectively. These experimental prototypes dissipate only 0.37 mW, and occupy less than 70 mil2.
With this excellent temperature stability, besides small size and low power consumption, the proposed BGR is suitable 
If B + n = 0 in (a4), the linear term disappears and the nominal reference voltage V&FN of the BGR becomes a + rn.
In this case, the optimal value of K1 is calculated as: where B is the coefficient of the linear term. Now, we can approximate the third term of (a2) with a straight line using least-square method, the result of which is: h ( T ) -cT2 =: m + nT (a3) and, the temperature drift voltage AVREF is: -cT2 -m -nT.
(a6)
As we can see from (a4) and (a6), VREFN and AVREF are calculated using K2 only. So, if K2 is given, the TC of the optimally curvature-compensated BGR is determined. Therefore, the optimization procedure is composed of these steps: 1) finding optimal K2 which minimizes TC of the curvature-compensated BGR using exhaustive search. 2) calculate K1 using (a5). Strictly speaking, the least-square method is not a method finding a straight line minimizing the maximum difference between a curve and the line. Thus, the values of K1 and K2 calculated with this method may be slightly different from the optimum values which minimize the TC of the curvaturecompensated BGR. In practical application, however, the difference is negligible.
